現今通訊系統之發達，使得人與人之間的溝通可以透過即時的通訊裝置如電話、手機乃至於電腦上之即時串流如會議系統、Skype…等，即可達到無時差的即時溝通，使得不論一般生活上的溝通乃至於商業活動、軍事通訊、政府機關等的溝通更加方便。然而方便的即時溝通環境和設備，但如果是必須保密的祕密通訊如商業、軍事或政府重大的機密決策等，通訊的安全就是首要的任務。
本文主要在於實現更安全的音訊加密方式，實現方式為在周邊的硬體界面上設計了類比轉數位的轉換電路，可將由外界輸入之類比音訊轉換為數位音源，此轉換後的數位資料將是加密的基礎。之後在遠端的周邊上設計一數位轉類比的硬體電路，此可將加密過後或解密後的音訊由後端的喇叭輸出而聽到加密或解密的聲音變化。
而主要實現音訊間的加∕解密系統，將採用進階加密標準（Advanced Encryption Standard，AES）演算法，並以其128位元的架構來實現，其中包括直接連線的移列轉換(ShiftRow)、並利用晶片內建的Block RAM來放置整合資料，完成位元組替換(SubByte)與混行運算(MixColumn)的動作以及存放金鑰擴展(KeyExpansion)，來節省電路面積。

For the communication system development rapidly nowadays, people communicate each other by immediate communication devices such as telephone, mobile and computer system which is the streaming system or the Skype software etc. These devices and software systems may accomplish the goal of immediate communication without time lag. It means that they provide convenience not only daily life but also business activities, military communication and government business. The first important mission is secure communication if they are involved in the secure decision levels in the business, military and government systems.

The main goal of this report achieves a model of a secure immediate voice communication. The approach of achievement is by the design of analog to digital (A/D) converters in the hardware interface of peripherals. It converts analog voice signals of outside to digital voice signals. It is the basic information of encryption by the transformation from signals to digital data. Moreover, we may design a digital to analog (D/A) converters of hardware in the backend of peripherals and people can hear the variation of voices which are in the process of encryption and decryption by the end output of speakers.

It uses the Advanced Encryption Standard (AES) Algorithm which is base on the architecture of 128 bits to archive the immediate voice encryption and decryption system. The system includes the direct connection of link ShiftRow, the Block RAM which is built in chipset and put all integrated information data, the execution of the SubByte, the MixColumn and the storage of the Key Expansion to reduce the space of circuit.

[1]NIST. Announcing the advanced encryption standard (AES), FIPS 197. Technical report, National Institute of Standards and Technology, November 2001.
[2]T. Good and M. Benaissa “Pipelined AES on FPGA with support for feedback modes (in a multi-channel environment),” in the Institution of Engineering and Technology, vol. 1, no. 1, pp. 1–10, April 2007.
[3]A. Hodjat, “Area-Throughput Trade-Offs for Fully Pipelined 30 to 70 Gbits/s AES Processors,” IEEE Trans. Computers, vol. 55, no. 4, pp. 366–372, April 2006.
[4]A. Hodjat and I. Verbauwhede, “Interfacing a high speed crypto accelerator to an embedded cpu,” In Proc. 38th Asilomar Conference on Signals, Systems, and Computers, vol. 1, pp. 488–492, November 2004.
[5]Chi-Wu Huang, Chi-Jeng Chang, Mao-Yuan Lin, and Hung-Yun Tai, “The FPGA Implementation of 128 bits AES Algorithm Based on Four 32 bits Parallel Operation,” ISDPE 2007, pp. 462–464, November 2007.
[6]R. Chaves, G. Kuzmanov, S. Vassiliadis, and L. Sousa, “Reconfigurable Memory Based AES Co-Processor,” International Parallel and Distributed Processing Symposium, April 2006.
[7]Helion. High Performance AES (Rijndael) cores for Xilinx FPGA. http://www.heliontech.com/, 2005.
[8]CAST. AES128-P Programmable Advanced Encryption Standard Core.http://http://www.castinc.com/,2005.
[9]T. Good, “Very Small FPGA Application-Specific Instruction Processor for AES,” IEEE Trans. Circuits and Systems—I: Regular Papers, vol. 53, no. 7, July 2006.
[10]P. Chodowiec and Kris Gaj, “Very Compact FPGA Implementation of the AES Algorithm”, Cryptographic Hardware and Embedded Systems, vol. 2779, pp. 319–333, September 2003.
[11]G. Rouvroy, F.-X. Standaert, J.-J. Quisquater and J.-D. Legat, “Compact and efficient encryption/decryption module for FPGA implementation of the AES Rijndael very well suited for small embedded applications”, In Proc. IEEE Int. Conf. on Inf. Tech.: Coding and Computing, vol. 2, pp. 583–587, Las Vegas, NV, USA, April. 2004.
[12]Chi-Wu Huang, Chi-Jeng Chang, Mao-Yuan Lin, Hung-Yun Tai,“Compact FPGA Implementation of 32-bits AES Algorithm Using Block RAM,” TECON 2007, pp. 1–4, Oct.30-Nov.2 2007.
[13]X. Zhang and K. K.Parhi “High Speed VLSI Architectures for the AES Algorithm,” IEEE Trans. VLSI Systems, vol. 12, no. 9, September 2004.
[14]Chih-Peng Fan, Jun-Kui Hwang “Implementations of High Throughput Sequential and Fully Pipelined AES Processors on FPGA,” In Proc. International Symposium on Intelligent Signal Processing and Communication Systems, Nov.28-Dec.1, 2007 Xiamen, China.
[15]J. Wolkerstorfer, E. Oswald, M, Lamberger, “An ASIC Implementation of the AES SBoxes,” CT-RSA 2002, LNCS 2271, pp-67-78, 2002.
[16]H. Brunner, A. Curiger, and Max Hofstetter, “”On Computing Multiplicative Inverses in GF (2m),” IEEE Trans. Computers, vol. 42, no. 8, August 1993.
[17]Jyh-Huei Guo and Chin-Liang Wang,” Systolic Array Implementation of Euclids Algorithm for Inversion and Division in GF (2m),” IEEE Trans. Computers, vol. 47, no. 10, October 1998.
[18]William Stallings, Cryptography and Network Security: Principles and Practice. Prentice Hall, 1999.
[19] A. Brokalakis, A.P. Kakarountas, C.E. Goutis,”A high-throughput area efficient FPGA implementation of AES-128 Encryption;Signal Processing Systems Design and Implementation”, 2005. IEEE Workshop on 2-4 Nov. 2005 Page(s):116 - 121
[20]張秋茂，“保密影音通訊系統之設計與實現“，國立成功大學，碩士，2002年6月。
[21]劉益輝，“MP3編碼器與AES加解密演算法之硬體實現“，國立成功大學，碩士，2004年6月。
[22]林茂元，“FPGA設計32-bits及128-bits AES演算法使用Block RAM“，國立臺灣師範大學，碩士，2007年6月。
[23]蔡金龍, 楊中皇，“安全即時通訊語音加密設計與實作“，2009年第十二屆資訊管理學術暨警政資訊實務研討會，桃園、台灣，2009年5月。
[24]謝忠政, 江哲豪, 嚴健倫, 張吉正, 黃奇武, “即時音訊加解密系統之實現“，ITA2010資訊科技與應用研討會，台北、台灣，2010年6月。