簡易檢索 / 詳目顯示

研究生: 王人緯
Jen-Wei Wang
論文名稱: X頻帶CMOS功率放大器設計
Design of X-band CMOS Power Amplifiers
指導教授: 蔡政翰
Tsai, Jen-Han
學位類別: 碩士
Master
系所名稱: 電機工程學系
Department of Electrical Engineering
論文出版年: 2014
畢業學年度: 102
語文別: 中文
論文頁數: 81
中文關鍵詞: X頻帶CMOS功率放大器變壓器
英文關鍵詞: X-band, CMOS, power amplifier, transformer
論文種類: 學術論文
相關次數: 點閱:191下載:16
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報
  • X 頻帶有許多重要的應用,如軍事、雷達、衛星通訊及科學研究等。在過去,砷化鎵(GaAs)擬晶性高電子遷移率電晶體(Pseudomorphic High Electron MobilityTransistor, pHEMT)擁有高崩潰電壓、低雜訊等優點因此成為X 頻帶的主流。近年來,由於製程的改進,使CMOS 製程適合應用於X 頻帶,然而由於CMOS 製程中低崩潰電壓元件與高損耗的矽基板,在X 頻帶中高功率表現的CMOS 功率放大器設計仍是個挑戰。本論文基於 0.18 μm CMOS 製程,提出兩個應用於CMOS X 頻帶的功率放大器。第一個晶片採用兩路直接並聯電晶體與功率結合變壓器,透過最佳化變壓器之尺寸與輸入匹配電容,可達到雙倍輸出功率與較小的晶片面積。經由量測結果,第一顆功率放大器在10 GHz 飽和功率(Psat)輸出為23.1 dBm,功率附加效率(PAE)為12%。此晶片在8.6 GHz 有最佳表現,飽和功率(Psat)輸出為24.8 dBm,功率附加效率(PAE)為20%。含pad 之晶片面積為0.78 mm2。為了進一步提升輸出功率,第二顆晶片採用平行結合變壓器(PCT)技術,結合三組差動式功率放大器。由於較小的元件的尺寸,阻抗轉換比降低,因此簡化了輸出匹配網路設計。經由量測結果,第二顆功率放大器在10 GHz 達到了高的飽和功率(Psat)26 dBm,功率附加效率(PAE)為12.5%。此晶片在9GHz 有最佳表現,飽和功率(Psat)輸出為27.1 dBm,功率附加效率(PAE)為22%。含pad 之晶片面積只有0.88 mm2。

    There are many important applications in X band, such as military, radar, satellite communication, and scientific research. In the past, GaAs pseudomorphic high electron mobility transistor (pHEMT) provides high mobility of electrons and high quality factor of the passive components dominate this field. Recently, CMOS process is suitable for X-band due to the improvement of CMOS process. However, because of the low breakdown voltage and lossy silicon substrate of the CMOS process, design of CMOS power amplifier (PA) with high power performance is still a challenge for the X-band. In this thesis, two CMOS power amplifiers were designed and fabricated in TSMC1P6M 0.18 μm CMOS process for X-band applications. The first power amplifier IC utilizes two-way direct shunt power combining and transformer power combining technique. Through the optimized transformer size and input matching capacitor, doubled output power and compact chip size can be achieved. The output power of the first PA is 23.1 dBm and power added efficiency (PAE) is 12% at 10 GHz from measurement. The best output power performances is 24.8 dBm with peak power added efficiency (PAE) of 22% at 8.6 GHz. The chip area including pad is 0.78mm2.To further enlarge the output power, the second power amplifier employs Parallel Combining Transformer (PCT) technique to combine three deferential power amplifier units. The smaller transistor size in each power amplifier unit is selected, the required impedance transformation is reduced, and the output matching network can be simplified. The second PA achieves high output power of 26.8 dBm at 10 GHz with peak power added efficiency (PAE) of 12.5% at 10 GHz from measurement. The best output power performances is 27.1 dBm with peak power added efficiency (PAE) of22% at 9 GHz. The chip area including pad is only 0.88mm2 .

    中文摘要……………………………………………………………………………………………………………i 英文摘要…………………………………………………………………………………………………………ii 誌  謝…………………………………………………………………………………………………………iv 目  錄…………………………………………………………………………………………………………vi 圖 目 錄………………………………………………………………………………………………………ix 表 目 錄………………………………………………………………………………………………………xiii 第一章  緒論……………………………………………………………………………………………1 1.1 研究背景……………………………………………………………………………………………1 1.2 文獻探討……………………………………………………………………………………………2 1.3 論文架構……………………………………………………………………………………………3 第二章  功率放大器基本理論……………………………………………………………5 2.1 簡介……………………………………………………………………………………………………5 2.2 功率放大器主要規格………………………………………………………………………5 2.3 功率放大器的種類…………………………………………………………………………9 2.3.1 放大模式功率放大器………………………………………………………………10 2.3.2 切換模式功率放大器………………………………………………………………14 2.4 功率匹配…………………………………………………………………………………………16 2.4.1 共軛匹配與功率匹配………………………………………………………………16 2.4.2 等功率曲線圖……………………………………………………………………………17 第三章  使用功率結合變壓器之X頻帶功率放大器設計……………19 3.1 簡介…………………………………………………………………………………………………19 3.2 功率結合技術簡介…………………………………………………………………………19 3.2.1 直接並聯結合……………………………………………………………………………19 3.2.2 3dB結合器結合…………………………………………………………………………19 3.2.3 變壓器結合…………………………………………………………………………………20 3.3 電路設計……………………………………………………………………………………………21 3.3.1 共源極偏壓點選擇……………………………………………………………………21 3.3.2 共源極元件尺寸選擇………………………………………………………………22 3.3.3 疊接組態分析……………………………………………………………………………23 3.3.4 疊接元件偏壓選擇……………………………………………………………………24 3.3.5 疊接元件尺寸選擇……………………………………………………………………24 3.3.6 疊接組態之功率分析………………………………………………………………26 3.3.7 直接並聯之功率分析………………………………………………………………27 3.3.8 偏壓電路設計……………………………………………………………………………28 3.4 功率結合變壓器設計……………………………………………………………………29 3.4.1 變壓器原理………………………………………………………………………………29 3.4.2 輸出變壓器設計………………………………………………………………………32 3.4.3 輸出變壓器模擬結果………………………………………………………………35 3.4.4 輸入變壓器設計………………………………………………………………………41 3.4.5 輸入變壓器模擬結果………………………………………………………………42 3.5 模擬結果…………………………………………………………………………………………44 3.6 量測結果…………………………………………………………………………………………47 3.7 結果與討論………………………………………………………………………………………51 第四章  使用平行功率結合變壓器之X頻帶功率放大器設計………55 4.1 簡介……………………………………………………………………………………………………55 4.2 變壓器結合技術之討論…………………………………………………………………56 4.2.1 串聯結合變壓器…………………………………………………………………………57 4.2.2 分佈式主動變壓器……………………………………………………………………57 4.2.3 平行結合變壓器…………………………………………………………………………59 4.3 平行結合變壓器設計……………………………………………………………………60 4.3.1 平行結合變壓器模擬結果………………………………………………………61 4.3.2 輸入變壓器模擬結果………………………………………………………………63 4.4 模擬結果…………………………………………………………………………………………65 4.5 量測結果…………………………………………………………………………………………68 4.6 結果與討論………………………………………………………………………………………73 第五章  結論…………………………………………………………………………………………76 參考文獻………………………………………………………………………………………………………79

    [1] T .Huet, J. Gruenepuett, Z.Ouarch, D. Bouw, V. Serru, M. Camiade, C.Chang, P.Chaumas, “A 8 W High efficiency X-band Power pHEMTamplifier,” Proceedings of the 38th European Microwave Conference,October 2008, Amsterdam
    [2] H. Klockenhoff, R.Behtash, J. Wiirfl, W. Heinrich, and G. Trankle, “A Compact 16Watt X-Band GaN-MMIC Power Amplifier,” in Microwave Symposium Digest, 2006, pp.1846~1849
    [3] E. M. Suijker, M. Sudow, M. Fagerlind, N. Rorsman, “GaN MMIC Power Amplifier for S-band and X-band,” in 38th European Microwave Conference, 2008, pp297~300.
    [4] I. Aoki, S. D. Kee, D. B. Rutledge, and A. Hajimiri, “Distributed Active Transformer—A New Power-Combining and Impedance-Transformation Technique,” IEEE Transaction on Microwave Theory and Techniques, vol. 50, no. 1, pp.316 –331, Jan 2002
    [5] P. Haldi, D. Chowdhury, G. Liu and A.M. Niknejad, “A 5.8GHz Linear Power Amplifier in a Standard 90nm CMOS Process using a 1V Power Supply,” in IEEE Radio Frequency Integrated Circuits Symposium, 2007, pp. 431~434.
    [6] B.-H. Ku, S.-H. Baek, and S. Hong, “A X-band CMOS power amplifier with on-chip transmission line transformers,” in Radio Frequency Integrated Circuits (RFIC) Symp. Dig. April 2008, pp. 523-526,.
    [7] J. P. Comeau, E. W. Thoenes, A. Imhoff, and M. A. Morton, “X-band +24dBm CMOS power amplifier with transformer power combining,” in Silicon Monolithic Integrated Circuits in RF Systems (SiRF), 2011, pp. 49-52.
    [8] P.-S. Chi, Z.-M. Tasi, J.-L. Kuo, K.-Y. Lin,and H. Wang, “A X-band, 23.8-dBm fully integrated power amplifier with 25.8% PAE in 0.18-um CMOS technology” in Proceeding of the 5th European Microwave Integrated Circuited Conference, pp. 436-439, 2010
    [9] A. V. Vasulyev, P. Weger, W. Bakalski, and W. Simbuerger, “17-GHz 50-60 mW power amplifiers in 0.13-um standard CMOS,” IEEE Microwave Wireless Comp. Lett., vol. 16, pp. 37-39, Jan. 2006.
    [10] D. M. Pozar, Microwave Engineering, Wiley, 2011
    [11] 張勝富,張嘉展,射頻晶片模組設計,全華出版社,2010年12月
    [12] B. Razavi, RF Microelectronics, Prentice Hall PTR, 1998.
    [13] S. C. Cripps, RF Power Amplifiers for Wireless Communications, Artech House, 1999
    [14] H. Wang, J. H. Tsai, K. Y. Lin, Z. M. Tsai, and T. W. Huang, “MM-Wave Integration and Combinations,” IEEE microwave magazine, pp49~57, July/August 2012.
    [15] I. Aoki, S. Kee, R. Magoon, R. Aparicio, F. Bohn, J. Zachan, G. Hatcher, D. McClymont, A. Hajimiri, “A Fully Integrated Quad-Band GSM/GPRS CMOS Power Amplifier,” IEEE J. Solid-State Circuits, pp. 570~571, 2008
    [16] B. Jin, J. Moon, C. Zhao, B. Kim, “A 30.8dBm Wideband CMOS Power Amplifier With Minimized Supply Fluctation,” IEEE Transaction on Microwave Theory and Techniques, vol.60, no.6, jun. 2012.
    [17] T. LaRocca, and M.-C. F. Chang, “60GHz CMOS differential and transformer-coupled power amplifier for compact design,” in IEEE Radio Frequency Integrated and Circuits(RFIC) Symposium Digest, 2008, pp. 65-68
    [18] G. Liu, P. Haldi, T. J. K. Liu, and A. M. Niknejad, “Fully integrated CMOS power amplifier with efficiency enhancement at power back-off,” IEEE J. Solid-State Circuits, vol. 43, pp. 600–609, Mar. 2008.
    [19] Y.N. Jen, J.H. Tsai, T.W. Huang, and H. Wang, “Design and analysis of a 55-71-GHz compact and broadband distributed active transformer power amplifier in 90-nm CMOS process,” IEEE Trans. Microwave Theory Tech., vol. 57, no. 7, pp. 1637–1646, July 2009.
    [20] K. H. An, O. Lee, H. Kim, D. H. Lee, J. H, K. S. Yang, Y. K, J. J. Chang, W. Woo, C. H. Lee, H. K and J. Laskar, “Power-Combing Transformer Techniques for Fully-Integrated CMOS Power Amplifiers,” IEEE J. Solid-State Circuits, vol. 43, pp1064-1075, May 2008
    [21] K. H. An, O. Lee, H. Kim, D. H. Lee, J. H, K. S. Yang, Y. K, J. J. Chang, W. Woo, C. H. Lee, H. K and J. Laskar, “A Monolithic Voltage-Boosting Parallel-Primary Transformer Structures for Fully Integrated CMOS Power Amplifier Design,” in IEEE Radio Frequency Integrated and Circuits(RFIC) Symposium, 2007, pp. 419-422
    [22] U. R. Pfeiffer and D. Goren, “A 23-dBm 60-GHz distributed activetransformer in a silicon process technology,” IEEE Transaction on Microwave Theory and Techniques, vol. 55, no. 5 , pp. 857–865, May 2007
    [23] C. Yoo and Q. Huang, “A common-gate switched 0.9-W class-E power amplifier with 41% PAE in 0.25-μm CMOS,” IEEE J. Solid-State Circuits, vol. 36, pp. 823–830, May 2001.
    [24] J.-L. Kuo, Z.-M. Tsai, K.-Y. Lin, and H. Wang, “A 50 to 70 GHz power amplifier using 90 nm CMOS technology,” IEEE Microwave Wireless Comp. Lett., vol. 19, no. 1, pp. 45–47, Jan. 2009.
    [25] Y.-S. Jiang, J.-H. Tsai, and H. Wang, “A W-band medium power amplifier in 90nm CMOS,” IEEE Microwave Wireless Comp. Lett., vol. 18, no. 12, pp. 818–820, Dec. 2008.
    [26] W. L. Chan, J. R. Long, M. Spirito, and J. J. Pekarik, “A 60 GHz band 1 V 11.5 dBm power amplifier with 11% PAE in 65 nm CMOS,” IEEE ISSCC Dig. Tech. Papers, pp. 380–381, Feb. 2008.
    [27] J. Chen and A. M Niknejad, “A compact 1 V 18.6 dBm 60 GHz power amplifier in 65 nm CMOS,” IEEE ISSCC Dig. Tech. Papers, Feb. 2011, pp. 432–433.
    [28] T. Suzuki, Y. Kawano, M. Sato, T. Hirose, and K. Joshin, “60 and 77 GHz power amplifiers in standard 90nm CMOS,” IEEE ISSCC Dig. Tech. Papers, Feb. 2008, pp. 562–573.

    下載圖示
    QR CODE