本研究為島嶼式基因演算法提出一個硬體架構，並應用於向量化器的設計。本文中每個島嶼為steady-state基因演算法的演化加速器，透過這樣的方式可以有效改善其硬體資源之消耗。除此之外，本論文提出一個適用於島嶼間快速的移民(migration)硬體架構，讓每個島嶼可以透過該硬體架構平行的執行移民機制，該硬體中使用了一個Migration table，透過查表可以快速的決定移民方式，並有效降低演化運算的時間消耗，達到系統效能提升之目的。
本研究所提出的系統架構，與擁有相同族群總數的steady-state基因演算法系統架構做比較，研究顯示該系統架構擁有較佳的效能與較少的執行時間。此外，本系統架構與於多核心系統下透過多執行緒模擬島嶼式基因演算法的軟體實驗環境做比較，研究顯示該系統架構擁有極佳的執行加速。

A novel VLSI architecture for an island genetic algorithm (GA) is presented in this thesis. The island GA is based on steady-state GA for reducing the hardware resource consumption. A look-up table based fast string migration architecture is proposed for lowering the computational overhead while enhancing the performance for the island GA. As compared with its single-island GA hardware counterpart, the proposed architecture attains superior performance with less computation time subject to the same total population size. In addition, the proposed architecture has significantly lower computational time as compared with its software counter parts running on multicore processors with multithreading.

[1] A. E., Eiben and J. D. Smith, Introduction to Evolutionary Computing, Springer, 2003.
[2] A. Chipperfield and P. Fleming, “Parallel Genetic Algorithms,” Parallel and Distributed Computing Handbook (Edit by A. Y. H. Zomaya), pp.1118-1143, McGraw-Hill, New York, 1996.
[3] E. Cantu-Paz, “Efficient and Accurate Parallel Genetic Algorithms,”Norwell: Kluwer, 2000.
[4] A. Gersho and R.M. Gray, Vector Quantization and Signal Compression, Norwood:Kluwer, 1992
[5] S. Hauck and A. Dehon, Reconfigurable Computing, Morgan Kaufmann, 2008.
[6] P.D. Hortensius, R.D. McLeod, and H.C. Card, “Parallel Random Number Generation for VLSI Systems Using Cellular Automata,” IEEE Trans. Computer, pp. 1466-1473, 1989.
[7] W.J. Hwang, H.Y. Li, Y.J. Yeh, and K.F. Chan, “FPGA Implementation of Competitive Learning with Partial Distance Search in the Wavelet Domain,”Progress in Neurocom-puting Research (Edited by G. B. Kang), pp.203-221, NOVA Science Publisher, 2008.
[8] M. Hutton, J. Schleicher, D. Lewis, B. Pedersen, R. Yuan, S. Kaptanoglu, G. Baeckler,B. Ratchev, K. Padalia, M. Bourgeault, A. Lee, H. Kim and R. Saini, “Improving FPGA Performance and Area Using an Adaptive Logic Module”, Lecture Notes in Computer Science, vol. 3203, FPL 2004, pp. 135-144, 2004.
[9] N. Nedjah and L. Mourelle, “Hardware Architecture for Genetic Algorithms,”Lecture Notes in Computer Science, vol. 3533, pp. 554-556, 2005.
[10] K. Rasheed and B.D. Davisson, “Effect of global parallelism on the behave of a steadystate genetic algorithm for design optimization,” In Proceedings of the Congress on Evolutionary Computation, Washington, DC, 1999.
[11] G. Syswerda,“A Study of Reproduction in Generational and Steady State genetic Algorithms,” Foundations of Genetic Algorithms, (Edited by G. Rawlins), pp. 94-101, Morgan Kaufmann, 1991.
[12] M. Tommiska and J. Vuori, “Implementation of genetic algorithms with programmable logic devices,”Proc. 2nd NordicWorkshop on Genetic Algorithms and Their Applications, pp. 111-126, 1996.
[13] D. Whitley and T. Starkweather, “GENITOR II: A distributed genetic algorithm,” J.Expt. Theor. Artif. Intell., vol. 2, pp. 189-214, 1990.
[14] Stratix II Device Handbook, 2008, Altera Corporation. http:// www.altera.com/ literature/ lit-nio2.jsp.
[15] NIOS II Processor Reference Handbook, 2008, Altera Corporation. http: //www.altera.com/ literature/ lit-nio2.jsp.
[16] Scheunders, S., “A genetic c-means clustering algorithm applied to color image quantization,” Pattern Recognition, vol. 30, 6, pp. 859-866, 1997.
[17] Hwang, W. j., and Hong, S. L., “Genetic entropy-constrained vector quantization,”Optical Engineering, vol. 38, pp.233-239, 1999.